Regviz

Espressif Systems /ESP32-C6 /EXTMEM /CACHE_LOCK_CTRL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CACHE_LOCK_CTRL

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Espressif Systems/ESP32-C6/EXTMEM/CACHE_LOCK_CTRL#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (CACHE_LOCK_ENA)CACHE_LOCK_ENA 0 (CACHE_UNLOCK_ENA)CACHE_UNLOCK_ENA 0 (CACHE_LOCK_DONE)CACHE_LOCK_DONE 0CACHE_LOCK_RGID

Description

Lock-class (manual lock) operation control register

Fields

CACHE_LOCK_ENA

The bit is used to enable lock operation. It will be cleared by hardware after lock operation done
CACHE_UNLOCK_ENA

The bit is used to enable unlock operation. It will be cleared by hardware after unlock operation done
CACHE_LOCK_DONE

The bit is used to indicate whether unlock/lock operation is finished or not. 0: not finished. 1: finished.
CACHE_LOCK_RGID

The bit is used to set the gid of cache lock/unlock.

Links

()

Register License

Copyright 2024 Espressif Systems (Shanghai) PTE LTD

Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data